

DRAM MODULE

2 MEG x 72

16 MEGABYTE, ECC, 3.3V, OPTIONAL
SELF REFRESH, FAST PAGE OR EDO
PAGE MODE

FEATURES

- JEDEC- and industry-standard ECC pinout in a 168-pin, dual-in-line memory module (DIMM)
- High-performance CMOS silicon-gate process
- Single +3.3V ±0.3V power supply
- All device pins are TTL-compatible
- Low power, 9mW standby; 1,800mW active, typical
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR), HIDDEN: Extended and SELF REFRESH
- All inputs are buffered except RAS
- 2,048-cycle refresh distributed across 32ms or 2,048-cycle Extended Refresh distributed across 128ms
- FAST PAGE MODE (FPM) or Extended Data-Out (EDO) PAGE MODE access cycles

OPTIONS

- Timing
60ns access -6
70ns access -7
- Components
SOJ D
TSOP DT
- Packages
168-pin DIMM (gold) G
- Refresh
Standard/32ms Blank
SELFREFRESH/128ms S

MARKING

KEY TIMING PARAMETERS

EDO option


SPEED	'RC	'RAC	'PC	'AA	'CAC	'CAS
-6	110ns	60ns	25ns	35ns	20ns	10ns
-7	130ns	70ns	30ns	40ns	25ns	12ns

FPM option

SPEED	'RC	'RAC	'PC	'AA	'CAC	'RP
-6	110ns	60ns	35ns	35ns	20ns	40ns
-7	130ns	70ns	40ns	40ns	25ns	50ns

PIN ASSIGNMENT (Front View)

168-Pin DIMM
(DE-17) SOJ Version
(DE-18) TSOP Version



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	43	Vss	85	Vss	127	Vss
2	DQ0	44	OE2	86	DQ36	128	RFU
3	DQ1	45	RAS2	87	DQ37	129	NC
4	DQ2	46	CAS4	88	DQ38	130	NC
5	DQ3	47	RFU	89	DQ39	131	RFU
6	Vcc	48	WE2	90	Vcc	132	PDE
7	DQ4	49	Vcc	91	DQ40	133	Vcc
8	DQ5	50	NC	92	DQ41	134	NC
9	DQ6	51	NC	93	DQ42	135	NC
10	DQ7	52	DQ18	94	DQ43	136	DO54
11	DQ8	53	DQ19	95	DQ44	137	DQ55
12	Vss	54	Vss	96	Vss	138	Vss
13	DQ9	55	DQ20	97	DQ45	139	DO56
14	DQ10	56	DQ21	98	DQ46	140	DO57
15	DQ11	57	DQ22	99	DQ47	141	DQ58
16	DQ12	58	DQ23	100	DQ48	142	DO59
17	DQ13	59	Vcc	101	DQ49	143	Vcc
18	Vcc	60	DQ24	102	Vcc	144	DO60
19	DQ14	61	RFU	103	DO50	145	RFU
20	DQ15	62	RFU	104	DO51	146	RFU
21	DQ16	63	RFU	105	DO52	147	RFU
22	DQ17	64	RFU	106	DQ53	148	RFU
23	Vss	65	DQ25	107	Vss	149	DO61
24	NC	66	DQ26	108	NC	150	DQ62
25	NC	67	DQ27	109	NC	151	DO63
26	Vcc	68	Vss	110	Vcc	152	Vss
27	WE0	69	DO28	111	RFU	153	DO64
28	CAS0	70	DQ29	112	NC	154	DO65
29	RFU	71	DQ30	113	RFU	155	DO66
30	RAS0	72	DQ31	114	NC	156	DO67
31	OE0	73	Vcc	115	RFU	157	Vcc
32	Vss	74	DQ32	116	Vss	158	DO68
33	A0	75	DQ33	117	A1	159	DO69
34	A2	76	DQ34	118	A3	160	DO70
35	A4	77	DQ35	119	A5	161	DO71
36	A6	78	Vss	120	A7	162	Vss
37	A8	79	PD1	121	A9	163	PD2
38	A10	80	PD3	122	NC	164	PD4
39	NC	81	PD5	123	NC	165	PD6
40	Vcc	82	PD7	124	Vcc	166	PD8
41	RFU	83	ID0	125	RFU	167	ID1
42	RFU	84	Vcc	126	B0	168	Vcc

**NEW
DRAM DIMM**

VALID PART NUMBERS

PART NUMBER	DESCRIPTION
MT9LDT272G-xx	2 Meg x 72, FPM, TSOP
MT9LDT272G-xx S	2 Meg x 72, FPM, S*, TSOP
MT9LDT272G-xx X	2 Meg x 72, EDO, TSOP
MT9LDT272G-xx XS	2 Meg x 72, EDO, S*, TSOP
MT9LD272G-xx	2 Meg x 72, FPM, SOJ
MT9LD272G-xx S	2 Meg x 72, FPM, S*, SOJ
MT9LD272G-xx X	2 Meg x 72, EDO, SOJ
MT9LD272G-xx XS	2 Meg x 72, EDO, S*, SOJ

*S = SELF REFRESH

GENERAL DESCRIPTION

The MT9LD(T)272(X)(S) is a randomly accessed solid-state memory containing 2,097,152 words respectively organized in a x72 configuration. It is specially processed to operate from 3.0V to 3.6V for low-voltage memory systems.

During READ or WRITE cycles, each bit is uniquely addressed through the 21 address bits. The address is entered first by \overline{RAS} latching 11 bits and then \overline{CAS} latching 10 bits. Two copies of address 0 (A0 and B0) are defined to allow maximum performance for 4-byte applications which interleave between two 4-byte banks. A0 is common to the DRAMs used for DQ0-DQ35, while B0 is common to the DRAMs used for DQ36-DQ71.

READ and WRITE cycles are selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. EARLY WRITE occurs when \overline{WE} goes LOW prior to \overline{CAS} going LOW, and the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle.

FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

EDO PAGE MODE

EDO PAGE MODE, designated by the "X" version, is an accelerated FAST PAGE MODE cycle. The primary advantage of EDO is the availability of data-out even after \overline{CAS} goes back HIGH. EDO provides for \overline{CAS} precharge time (t_{CP}) to occur without the output data going invalid. This elimination of \overline{CAS} output control provides for pipeline READs.

FAST-PAGE-MODE modules have traditionally turned the output buffers off (High-Z) with the rising edge of \overline{CAS} . EDO-PAGE-MODE DRAMs operate similar to FAST-PAGE-MODE DRAMs, except data will remain valid or become valid after \overline{CAS} goes HIGH during READs, provided \overline{RAS} and \overline{OE} are held LOW. If \overline{OE} is pulsed while \overline{RAS} and \overline{CAS} are LOW, data will toggle from valid data to High-Z and back to the same valid data. If \overline{OE} is toggled or pulsed after \overline{CAS} goes HIGH while \overline{RAS} remains LOW, data will transition to and remain High-Z.

If the DQ outputs are wire OR'd, \overline{OE} must be used to disable idle banks of DRAMs. Alternatively, pulsing \overline{WE} to the idle banks during \overline{CAS} HIGH time will also High-Z the outputs. Independent of \overline{OE} control, the outputs will disable after t_{OFF} , which is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last (reference the MT4LC2M8E7(S) DRAM data sheet for additional information on EDO functionality).

**NEW
DRAM DIMM**

REFRESH


Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle, and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Correct memory cell data is preserved by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ refresh cycle ($\overline{\text{RAS}}$ ONLY, CBR or HIDDEN) so that all 2,048 combinations of $\overline{\text{RAS}}$ addresses (A0-A10) are executed at least every 32ms (128ms "S" version), regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic $\overline{\text{RAS}}$ addressing.

An additional SELF REFRESH mode is also available. The "S" version allows the user the choice of a fully static, low-power, data-retention mode, or a dynamic refresh mode at the extended refresh period of 128ms, four times longer than the standard 32ms specifications. The module's SELF REFRESH mode is initiated by performing a CBR

REFRESH cycle and holding $\overline{\text{RAS}}$ LOW for the specified t_{RASS}. Additionally, the "S" version allows for an extended refresh rate of 62.5µs per row if using distributed CBR refresh. This refresh rate can be applied during normal operation, as well as during a standby or extended refresh mode.

The SELF REFRESH mode is terminated by driving $\overline{\text{RAS}}$ HIGH for the time minimum of an operation cycle, typically t_{RPS}. This delay allows for the completion of any internal refresh cycles that may be in process at the time of the $\overline{\text{RAS}}$ LOW-to-HIGH transition. If the DRAM controller uses a distributed CBR REFRESH sequence, a burst refresh is not required upon exiting SELF REFRESH mode. However, if the DRAM controller utilizes $\overline{\text{RAS}}$ ONLY or burst refresh sequence, all 2,048 rows must be refreshed within 300µs prior to the resumption of normal operation.

FUNCTIONAL BLOCK DIAGRAM



NOTE: 1. All inputs with the exception of $\overline{\text{RAS}}$ are redriven.
2. D = line buffers.

PIN DESCRIPTIONS

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
30, 45	RAS0, RAS2	Input	Row-Address Strobe: $\overline{\text{RAS}}$ is used to clock-in the 11 row-address bits. Two $\overline{\text{RAS}}$ inputs allow for one x72 bank or two x36 banks.
28, 46	CAS0, CAS4	Buffered Input	Column-Address Strobe: $\overline{\text{CAS}}$ is used to clock-in the 10 column-address bits, enable the DRAM output buffers and strobe the data inputs on WRITE cycles.
27, 48	$\overline{\text{WE0}}$, $\overline{\text{WE2}}$	Buffered Input	Write Enable: $\overline{\text{WE}}$ is the READ/WRITE control for the DQ pins. $\overline{\text{WE0}}$ controls DQ0-DQ35. $\overline{\text{WE2}}$ controls DQ36-DQ71. If $\overline{\text{WE}}$ is LOW prior to $\overline{\text{CAS}}$ going LOW, the access is an EARLY WRITE cycle. If $\overline{\text{WE}}$ is HIGH while $\overline{\text{CAS}}$ is LOW, the access is a READ cycle, provided $\overline{\text{OE}}$ is also LOW. If $\overline{\text{WE}}$ goes LOW after $\overline{\text{CAS}}$ goes LOW, then the cycle is a LATE WRITE cycle. A LATE WRITE cycle is generally used in conjunction with a READ cycle to form a READ-MODIFY-WRITE cycle.
31, 44	$\overline{\text{OE0}}$, $\overline{\text{OE2}}$	Buffered Input	Output Enable: $\overline{\text{OE}}$ is the input/output control for the DQ pins. $\overline{\text{OE0}}$ controls DQ0-DQ35. $\overline{\text{OE2}}$ controls DQ36-DQ71. These signals may be driven, allowing LATE WRITE cycles.
33-38, 117-121, 126	A0-A10, B0	Buffered Input	Address Inputs: These inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. A0 is common to the DRAMs used for DQ0-DQ35, while B0 is common to the DRAMs used for DQ36-DQ71.
2-5, 7-11, 13-17, 19-22, 52-53, 55-58, 60, 65-67, 69-72, 74-77, 86-89, 91-95, 97-101, 103-106, 136-137, 139-142, 144, 149-151, 153-156, 158-161	DQ0-DQ71	Input/ Output	Data I/O: For WRITE cycles, DQ0-DQ71 act as inputs to the addressed DRAM location. For READ access cycles, DQ0-DQ71 act as outputs for the addressed DRAM location.
79-82, 163-166	PD1-PD8	Buffered Output	Presence-Detect: These pins are read by the host system and tell the system the DIMM's personality. They will be either driven to V_{OH} (1) or they will be driven to V_{OL} (0).
29, 41-42, 47, 61-64, 111, 113, 115, 125, 128, 131, 145-148	RFU	—	RFU: These pins should be left unconnected (reserved for future use).
6, 18, 26, 40, 49, 59, 73, 84, 90, 102, 110, 124, 133, 143, 157, 168	Vcc	Supply	Power Supply: +3.3V \pm 0.3V

NEW DRAM DIMM

PIN DESCRIPTIONS (continued)

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
1, 12, 23, 32, 43, 54, 68, 78, 85, 96, 107, 116, 127, 138, 152, 162	V _{ss}	Supply	Ground
83, 167	ID0, ID1	Output	ID bits: ID0 = DIMM type. ID1 = Refresh Mode. These pins will be either left floating (NC) or they will be grounded (V _{ss}).
132	PDE	Input	Presence Detect-Enable: PDE is the READ control for the buffered presence-detect pins.
24-25, 39, 50-51, 108-109, 112, 114, 122-123, 129, 130, 134-135, 150, 161	NC	—	No connect

NEW
DRAM DIMM
TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	PDE	ADDRESSES		DATA-IN/OUT
							↑R	↑C	DQ0-71
Standby		H	H→X	X	X	X	X	X	High-Z
READ		L	L	H	L	X	ROW	COL	Data-Out
EARLY WRITE		L	L	L	X	X	ROW	COL	Data-In
READ WRITE		L	L	H→L	L→H	X	ROW	COL	Data-Out, Data-In
EDO/FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	X	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	L	X	n/a	COL	Data-Out
EDO/FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	X	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	X	X	n/a	COL	Data-In
EDO/FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	X	ROW	COL	Data-Out, Data-In
	2nd Cycle	L	H→L	H→L	L→H	X	n/a	COL	Data-Out, Data-In
RAS-ONLY REFRESH		H	X	X	X	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	L	X	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	X	X	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	X	X	High-Z
SELF REFRESH (S version)		H→L	L	H	X	X	X	X	High-Z
READ PRESENCE-DETECTS		X	X	X	X	L	X	X	Not Affected



PRESENCE-DETECT TRUTH TABLE

NEW
DRAM DIMM

CHARACTERISTICS					PRESENCE-DETECT PIN (PDx)								
Module Density	Module Organization	Row/Column Addresses	ID0	ID1	1	2	3	4	5	6	7	8	
0MB	No module installed	X			1	1	1	1					
2MB	256K x 64/72	9/9			0	0	0	0					
4MB	512K x 64/72	9/9			1	0	0	0					
4MB	512K x 64/72/80	10/9			0	1	0	0					
8MB	1 Meg x 64/72/80	10/9			1	1	0	0					
8MB	1 Meg x 64/72/80	10/10			0	0	1	0					
16MB	2 Meg x 64/72/80	10/10			1	0	1	0					
• 16MB	2 Meg x 64/72/80	11/10			1	0	0	1					
32MB	4 Meg x 64/72/80	11/10			0	1	0	1					
32MB	4 Meg x 64/72/80	12*/11*			1	1	0	1					
64MB	8 Meg x 64/72/80	12/10			0	0	1	0					
Page Mode		Fast Page Mode							0				
		EDO Page Mode							1				
Access Timing		80ns								1	0		
		70ns								0	1		
		60ns									1	1	
		50ns									0	0	
Refresh Control		Standard		Vss									
		Self		NC									
Data Width, Parity		x64, No Parity	Vss									1	
		x72, Parity	NC									1	
		x72, ECC	Vss										0
		x80, ECC	NC										0

NOTE: Vss = ground; 0 = Vol; 1 = Voh.

* This addressing includes a redundant address to allow mixing of 12/10 and 11/11 DRAMs with the same presence-detect setting.



**MT9LD(T)272(X)(S)
2 MEG x 72 DRAM MODULE**

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} Pin Relative to V_{SS} -1V to +4.5V
 Voltage on Inputs or I/O Pins
 Relative to V_{SS} -1V to +5.5V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 9W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	5.5V	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 5.5V (All other pins not under test = 0V) for each package input	CAS0, CAS4 A0-A10, B0 WE0,2,OE0,2	I _{I1}	-2	2	μA
	RAS0, RAS2	I _{I2}	-10	10	μA
	DQ0-DQ71	I _{OZ}	-10	10	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V) for each package input					
OUTPUT LEVELS Output High Voltage (I _{OUT} = -2mA) Output Low Voltage (I _{OUT} = 2mA)	V _{OH}	2.4		V	
	V _{OL}		0.4	V	

NEW DRAM DIMM



MT9LD(T)272(X)(S)
2 MEG x 72 DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) ($V_{CC} = +3.3V \pm 0.3V$)

NEW DRAM DIMM

PARAMETER/CONDITION	SYMBOL	SIZE	MAX		UNITS	NOTES
			-6	-7		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	Icc1	16MB	18	18	mA	28
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	Icc2	16MB	4.5	4.5	mA	28
	Icc2 (S only)	16MB	1.3	1.3	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)	Icc3	16MB	1,170	1,080	mA	3, 4, 28, 32
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} [MIN]$)	Icc4	16MB	810	720	mA	3, 4, 28, 32
OPERATING CURRENT: EDO PAGE MODE (X version only) Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} [MIN]$)	Icc5 (X only)	16MB	1,080	990	mA	3, 4, 28, 32
REFRESH CURRENT: RAS ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$; $t_{RC} = t_{RC} [MIN]$)	Icc6	16MB	1,170	1,080	mA	3, 28, 32
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)	Icc7	16MB	1,170	1,080	mA	3, 5, 28
REFRESH CURRENT: Extended CBR (S version only) Average power supply current $\overline{CAS} = 0.2V$ or CBR cycling; $\overline{RAS} = t_{RAS} (MIN)$; $\overline{WE} = V_{CC} - 0.2V$; A0-A10, \overline{OE} and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ (D_{IN} may be left open); $t_{RC} = 62.5\mu s$ (2,048 rows at $62.5\mu s = 128ms$)	Icc8 (S only)	16MB	2.7	2.7	mA	3, 5, 28, 31
REFRESH CURRENT: SELF (S version only) Average power supply current during SELF REFRESH; CBR cycling with $\overline{RAS} \geq t_{RASS} (MIN)$ and \overline{CAS} held LOW; $\overline{WE} = V_{CC} - 0.2V$; A0-A10, \overline{OE} and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ (D_{IN} may be left open)	Icc9 (S only)	16MB	2.7	2.7	mA	5, 28



MT9LD(T)272(X)(S)
2 MEG x 72 DRAM MODULE

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10, B0	C _{I1}		9	pF	2
Input Capacitance: WE0, WE2, OE0, OE2	C _{I2}		9	pF	2
Input Capacitance: RAS0, RAS2	C _{I3}		40	pF	2
Input Capacitance: CAS0, CAS4	C _{I4}		9	pF	2
Input/Output Capacitance: DQ0-DQ71	C _{I0}		10	pF	2
Output Capacitance: PD1-PD8	C _O		10	pF	2

FAST PAGE MODE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = +3.3V ±0.3V)

AC CHARACTERISTICS - FAST PAGE MODE OPTION	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Access time from column-address	¹ AA		35		40	ns	25
Column-address hold time (referenced to RAS)	¹ AR	48		53		ns	24
Column-address setup time	¹ ASC	2		2		ns	23
Row-address setup time	¹ ASR	5		5		ns	25
Column-address to WE delay time	¹ AWD	57		62		ns	23, 30
Access time from CAS	¹ CAC		20		25	ns	15, 25
Column-address hold time	¹ CAH	15		20		ns	25
CAS pulse width	¹ CAS	15	10,000	20	10,000	ns	
RAS LOW to "don't care" during SELF REFRESH	¹ CHD	15		15		ns	31
CAS hold time (CBR REFRESH)	¹ CHR	13		13		ns	5, 24
CAS to output in Low-Z	¹ CLZ	5		5		ns	23, 33
CAS precharge time	¹ CP	10		10		ns	16
Access time from CAS precharge	¹ CPA		40		45	ns	25
CAS to RAS precharge time	¹ CRP	10		10		ns	25
CAS hold time	¹ CSH	58		68		ns	24
CAS setup time (CBR REFRESH)	¹ CSR	7		7		ns	5, 23
CAS to WE delay time	¹ CWD	42		47		ns	23, 30
Write command to CAS lead time	¹ CWL	15		20		ns	
Data-in hold time	¹ DH	15		20		ns	25, 29
Data-in hold time (referenced to RAS)	¹ DHR	45		55		ns	
Data-in setup time	¹ DS	-2		-2		ns	24, 29
Output disable	¹ OD	3	15	3	20	ns	33
Output enable	¹ OE		15		20	ns	
OE hold time from WE during READ-MODIFY-WRITE cycle	¹ OEH	13		13		ns	24

NEW DRAM DIMM

FAST PAGE MODE**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{cc} = +3.3V \pm 0.3V$)NEW
DRAM DIMM

AC CHARACTERISTICS - FAST PAGE MODE OPTION		-6		-7			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	5	20	5	25	ns	20, 27, 36
\overline{OE} setup prior to RAS during HIDDEN REFRESH cycle	t_{ORD}	0		0		ns	20
FAST-PAGE-MODE READ or WRITE cycle time	t_{PC}	35		40		ns	
PDE to valid presence-detect data	t_{PD}		10		10	ns	35
PDE inactive to presence-detects inactive	t_{PDOFF}	2		2		ns	34
FAST-PAGE-MODE READ-WRITE cycle time	t_{PRWC}	87		97		ns	23
Access time from RAS	t_{RAC}		60		70	ns	14
RAS to column-address delay time	t_{RAD}	13	25	13	30	ns	18, 26
Row-address hold time	t_{RAH}	8		8		ns	24
Column-address to RAS lead time	t_{RAL}	35		40		ns	25
RAS pulse width	t_{RAS}	60	10,000	70	10,000	ns	
RAS pulse width (FAST PAGE MODE)	t_{RASP}	60	100,000	70	100,000	ns	
RAS pulse width during SELF REFRESH	t_{RASS}	100		100		μs	31
Random READ or WRITE cycle time	t_{RC}	110		130		ns	
RAS to CAS delay time	t_{RCD}	18	40	18	45	ns	17, 26
Read command hold time (referenced to CAS)	t_{RCH}	2		2		ns	19, 23
Read command setup time	t_{RCS}	2		2		ns	23
Refresh period (2,048 cycles) - 2 Meg x 72	t_{REF}		32		32	ms	
Refresh period (2,048 cycles) - 2 Meg x 72 S version	t_{REF}		128		128	ms	
RAS precharge time	t_{RP}	40		50		ns	
RAS to CAS precharge time	t_{RPC}	0		0		ns	
RAS precharge time during SELF REFRESH	t_{RPS}	110		130		ns	31
Read command hold time (referenced to RAS)	t_{RRH}	0		0		ns	19
RAS hold time	t_{RSH}	20		25		ns	25
READ WRITE cycle time	t_{RWC}	155		185		ns	25
RAS to \overline{WE} delay time	t_{RWD}	87		97		ns	23, 30
Write command to RAS lead time	t_{RWL}	20		25		ns	25
Transition time (rise or fall)	t_T	3	50	3	50	ns	
Write command hold time	t_{WCH}	15		20		ns	25
Write command hold time (referenced to RAS)	t_{WCR}	43		53		ns	24
\overline{WE} command setup time	t_{WCS}	2		2		ns	23, 30
Write command pulse width	t_{WP}	10		15		ns	
\overline{WE} hold time (CBR REFRESH)	t_{WRH}	8		8		ns	22, 24
\overline{WE} setup time (CBR REFRESH)	t_{WRP}	12		12		ns	22, 23



EDO PAGE MODE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (Vcc = +3.3V ±0.3V)

NEW DRAM DIMM

AC CHARACTERISTICS - EDO PAGE MODE OPTION	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Access time from column-address	t _{AA}		35		40	ns	25
Column-address setup to CAS precharge during writes	t _{ACH}	15		15		ns	
Column-address hold time (referenced to RAS)	t _{AR}	43		53		ns	24
Column-address setup time	t _{ASC}	2		2		ns	23
Row-address setup time	t _{ASR}	5		5		ns	25
Column-address to WE delay time	t _{AWD}	57		67		ns	23, 30
Access time from CAS	t _{CAC}		20		25	ns	15, 25
Column-address hold time	t _{CAH}	15		17		ns	25
CAS pulse width	t _{CAS}	10	10,000	12	10,000	ns	
RAS LOW to "don't care" during SELF REFRESH	t _{CHD}	15		15		ns	31
CAS hold time (CBR REFRESH)	t _{CHR}	8		10		ns	5, 24
CAS to output in Low-Z	t _{CLZ}	2		2		ns	23
Data output hold after CAS LOW	t _{COH}	7		7		ns	23
CAS precharge time	t _{CP}	10		10		ns	16
Access time from CAS precharge	t _{CPA}		40		45	ns	25, 37
CAS to RAS precharge time	t _{CRP}	10		10		ns	25
CAS hold time	t _{CSH}	48		53		ns	24
CAS setup time (CBR REFRESH)	t _{CSR}	7		7		ns	5, 23
CAS to WE delay time	t _{CWD}	37		42		ns	23, 30
Write command to CAS lead time	t _{CWL}	15		15		ns	
Data-in hold time	t _{DH}	15		17		ns	25, 29
Data-in hold time (referenced to RAS)	t _{DHR}	45		55		ns	
Data-in setup time	t _{DS}	-2		-2		ns	24, 29
Output disable	t _{OD}	0	15	0	15	ns	
Output enable	t _{OE}		15		15	ns	
OE hold time from WE during READ-MODIFY-WRITE cycle	t _{OEH}	10		10		ns	24
OE HIGH hold time from CAS HIGH	t _{OEHC}	10		10		ns	
OE HIGH pulse width	t _{OEP}	10		10		ns	
OE LOW to CAS HIGH setup time	t _{OES}	5		5		ns	
Output buffer turn-off delay	t _{OFF}	5	20	5	20	ns	20, 27, 36
OE setup prior to RAS during HIDDEN REFRESH cycle	t _{ORD}	0		0		ns	20
EDO-PAGE-MODE READ or WRITE cycle time	t _{PC}	25		30		ns	
PDE to Valid Presence-Detect Data	t _{PD}		10		10	ns	35
PDE Inactive to Presence-Detects Inactive	t _{PDOFF}	2		2		ns	34
EDO-PAGE-MODE READ-WRITE cycle time	t _{PRWC}	77		87		ns	23
Access time from RAS	t _{RAC}		60		70	ns	14
RAS to column-address delay time	t _{RAD}	10	25	10	30	ns	18, 26
Row-address hold time	t _{RAH}	8		8		ns	24
Column-address to RAS lead time	t _{RAL}	35		40		ns	25
RAS pulse width	t _{RAS}	60	10,000	70	10,000	ns	
RAS pulse width (EDO PAGE MODE)	t _{RASP}	60	125,000	70	125,000	ns	
RAS pulse width during SELF REFRESH	t _{RASS}	100		100		µs	31
Random READ or WRITE cycle time	t _{RC}	110		130		ns	



EDO PAGE MODE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = +3.3V ±0.3V)

NEW
DRAM DIMM

AC CHARACTERISTICS - EDO PAGE MODE OPTION	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
RAS to CAS delay time	¹ RCD	12	40	12	45	ns	17, 26
Read command hold time (referenced to CAS)	¹ RCH	2		2		ns	19, 23
Read command setup time	¹ RCS	2		2		ns	23
Refresh period (2,048 cycles) - 2 Meg x 72	¹ REF		32		32	ms	
Refresh period (2,048 cycles) - 2 Meg x 72 S version	¹ REF		128		128	ms	
RAS precharge time	¹ RP	40		50		ns	
RAS to CAS precharge time	¹ RPC	0		0		ns	
RAS precharge time during SELF REFRESH	¹ RPS	110		130		ns	31
Read command hold time (referenced to RAS)	¹ RRH	0		0		ns	19
RAS hold time	¹ RSH	15		17		ns	25
READ WRITE cycle time	¹ RWC	155		182		ns	25
RAS to WE delay time	¹ RWD	82		92		ns	23, 30
Write command to RAS lead time	¹ RWL	20		20		ns	25
Transition time (rise or fall)	¹ t	2	50	2	50	ns	
Write command hold time	¹ WCH	15		17		ns	25
Write command hold time (referenced to RAS)	¹ WCR	43		53		ns	24
WE command setup time	¹ WCS	2		2		ns	23
Output disable delay from WE (CAS HIGH)	¹ WHZ	2	18	2	20	ns	27
Write command pulse width	¹ WP	10		12		ns	
WE pulse width for output disable when CAS HIGH	¹ WPZ	10		12		ns	
WE hold time (CBR REFRESH)	¹ WRH	8		8		ns	22, 24
WE setup time (CBR REFRESH)	¹ WRP	12		12		ns	22, 23

NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. $V_{CC} = +3.3V$; $f = 1\text{ MHz}$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by eight \overline{RAS} refresh cycles (\overline{RAS} ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight \overline{RAS} cycle wake-ups should be repeated any time the \overline{REF} refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$ for FPM and $2.5ns$ for EDO.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and $100pF$ and $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$.
14. Assumes that $t_{RCD} < t_{RCD}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD}(\text{MAX})$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MAX})$ can be met. $t_{RCD}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{MAX})$ limit, access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MIN})$ can be met. $t_{RAD}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{MAX})$ limit, access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = \text{LOW}$ and $\overline{OE} = \text{HIGH}$.
22. t_{WTS} and t_{WTH} are setup and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverse of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
23. A $+2ns$ timing skew from the DRAM to the module resulted from the addition of line drivers.
24. A $-2ns$ timing skew from the DRAM to the module resulted from the addition of line drivers.
25. A $+5ns$ timing skew from the DRAM to the module resulted from the addition of line drivers.
26. A $-2ns$ (MIN) and a $-5ns$ (MAX) timing skew from the DRAM to the module resulted from the addition of line drivers.
27. A $+2ns$ (MIN) and a $+5ns$ (MAX) timing skew from the DRAM to the module resulted from the addition of line drivers.
28. The maximum current ratings are based with the memory operating or being refreshed in the x72 mode. The stated maximums may be reduced by one-half when used in the x36 mode.
29. These parameters are referenced to \overline{CAS} leading edge in EARLY WRITE cycles and \overline{WE} leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
30. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters. t_{WCS} applies to EARLY WRITE cycles. t_{RWD} , t_{AWD} and t_{CWD} apply to READ-MODIFY-WRITE cycles. If $t_{WCS} \geq t_{WCS}(\text{MIN})$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{MIN})$, $t_{AWD} \geq t_{AWD}(\text{MIN})$ and $t_{CWD} \geq t_{CWD}(\text{MIN})$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE WRITE (\overline{OE} -controlled) cycle. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not applicable in a LATE WRITE cycle.


NOTES (continued)

31. Refresh must be completed within the time of three external refresh rate periods prior to active use of the DRAM (provided distributed CBR REFRESH is used when in the active mode.) Alternatively, a complete set of row refreshes must be executed when exiting SELF REFRESH prior to active use of the DRAM if anything other than distributed CBR REFRESH is used in the active mode.
32. Column-address changed once each cycle.
33. The 3ns minimum is a parameter guaranteed by design.
34. $t_{PD\text{OFF MAX}}$ is determined by the pullup resistor value. Care must be taken to ensure adequate recovery time prior to reading valid up-level on subsequent DIMM position.
35. Measured with the specified current load and 100pf.
36. For FAST PAGE MODE option, t_{OFF} is determined by the first $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ signal to transition HIGH. In comparison, t_{OFF} on an EDO option is determined by the latter of the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ signal to transition HIGH.
37. Applies to both EDO and FAST PAGE MODEs.


NEW

DRAM DIMM

READ CYCLE 37




EARLY WRITE CYCLE 37




▨ DON'T CARE
▩ UNDEFINED

- NOTE:**
1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement \overline{WE} HIGH for $tWRP$ and $tWRH$. This design implementation will facilitate compatibility with future EDO DRAMs.
 2. $tOFF$ is referenced from rising edge of \overline{RAS} or \overline{CAS} , which ever occurs last.

FAST-PAGE-MODE READ CYCLE




EDO-PAGE-MODE READ CYCLE




NOTE: 1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement \overline{WE} HIGH for $tWRP$ and $tWRH$. This design implementation will facilitate compatibility with future EDO DRAMS.

FAST-PAGE-MODE EARLY-WRITE CYCLE




EDO-PAGE-MODE EARLY-WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

NOTE: 1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement \overline{WE} HIGH for t_{WRP} and t_{WRH} . This design implementation will facilitate compatibility with future EDO DRAMS.

READ WRITE CYCLE ³⁷
(LATE WRITE and READ-MODIFY-WRITE cycles)



EDO/FAST-PAGE-MODE READ-WRITE CYCLE ³⁷
(LATE WRITE and READ-MODIFY-WRITE cycles)




▨ DON'T CARE
▩ UNDEFINED


- NOTE:**
1. tPC is for LATE WRITE cycles only.
 2. Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for tWRP and tWRH. This design implementation will facilitate compatibility with future EDO DRAMs.



NEW DRAM DIMM

RAS-ONLY REFRESH CYCLE 37 (WE = DON'T CARE)



EDO-PAGE-MODE READ-EARLY-WRITE CYCLE (Pseudo READ-MODIFY-WRITE)




 DON'T CARE
 UNDEFINED


NOTE: 1. Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for t_{WRP} and t_{WRH} . This design implementation will facilitate compatibility with future EDO DRAMs.

NEW DRAM DIMM

FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




PRESENCE-DETECT READ CYCLE 37




▨ DON'T CARE
▩ UNDEFINED

- NOTE:**
1. Do not drive data prior to tristate.
 2. PD pins must be pulled HIGH at next level of assembly.

CBR REFRESH CYCLE³⁷
(Addresses, \overline{OE} = DON'T CARE)




EDO READ CYCLE
(with \overline{WE} -controlled disable)




NOTE: 1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement \overline{WE} HIGH for t_{WRP} and t_{WRH} . This design implementation will facilitate compatibility with future EDO DRAMs.

HIDDEN REFRESH CYCLE^{21, 37}
(\overline{WE} = HIGH; \overline{OE} = LOW)



SELF REFRESH CYCLE³⁷
(Addresses and \overline{OE} = DON'T CARE)



NOTE: 1. Once t_{RASS} (MIN) is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.

NEW DRAM DIMM